d-Matrix
Sr. Staff PCB Design Engineer
Santa Clara · Staff+
Sponsorship not specifiedDetected 54 days ago
PythonLLMsPCB DesignCadenceHardware Design
Stay score
odds of building a lasting career here
40Risky
Cap-exempt (no lottery)0
Sponsors this role90
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70
Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- Staff PCB Design Engineer, you will lead the physical design of the boards that connect d-Matrix's AI silicon to the world.
- Our "Corsair" platforms push the limits of signal density and power delivery, and you will own layout for high-complexity, high-layer-count PCBAs (20+ layers) - ensuring 112G/224G SerDes signals stay clean and thousands of amps are delivered with minimal loss.
- Beyond hands-on layout, you will serve as custodian of our Design Methodology, driving the automation, tooling, and constraint management processes that let hardware development scale with precision and speed.
Responsibilities
- Lead full-cycle layout for high-complexity AI accelerator cards (PCIe form factors) and system baseboards
- Architect and manage the Constraint Manager (CM) hierarchy in Cadence Allegro, defining the source of truth for high-speed routing rules and electrical constraints
- Develop automation scripts (SKILL, Python, or TCL) to streamline layout tasks, DRC checks, and reporting
- Partner with Power Engineers on PDN strategy, including multi-phase VRM layouts and decoupling capacitor placement for high-TDP ASICs
- Proven ability to write and deploy SKILL scripts or use Allegro's API to automate design audits and layout routines
- Deep understanding of high-speed routing techniques (back-drilling, via-in-pad, skip-vias) and HDI/ELIC design
Requirements
- 10+ years of experience in high-speed, high-density PCB layout for servers, networking, or AI accelerators
- Proficiency in Cadence Allegro Constraint Manager, including T-junctions, differential pair phase-tuning, and Z-axis delay matching
Nice to have
- Experience establishing a Library Management System and standardized footprint/padstack creation processes
- Familiarity with PLM/PDM integration for managing layout releases and ECO workflows
- Knowledge of PCB warpage mitigation strategies for large-form-factor ASICs and MCMs
Company info
- At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology.
- We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible.
- Our culture is one of respect and collaboration.
Equal opportunity
- Employment Policy
- d-Matrix is proud to be an equal opportunity workplace and affirmative action employer.
- We're committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work.
- We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.
Apply directly at d-Matrix →Create a free account for alerts like thisView d-Matrix immigration profile
This listing is sourced directly from d-Matrix's careers page and normalized into a canonical job model.