Upscale AI

Upscale AI

Senior ASIC Modeling Software Engineer

US - Headquarters · Senior

Sponsorship not specified$159k-$178kDetected 122 days ago
PythonC++CgRPCMachine LearningAccessibilityFPGAVerilogTest Automation

Stay score

odds of building a lasting career here

61Sponsors, lottery-bound
Cap-exempt (no lottery)0
Sponsors this role90
Entry-level history0
PERM / green-card track0
Lottery odds (Level IV)94
Fits your clock70

Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Files H-1B transfers

16 transfer filings in the last year, covering 16 workers. Median labor-condition decision: 7 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • Work with SDK and platform software teams to enable software development and validation on the model
  • The platform is a functionally accurate software model of our ASIC architecture, enabling software development, verification, and customer validation before silicon is available.
  • ASIC Architectural Model: Our current-generation ASIC simulator

Responsibilities

  • Design and implement software model components that accurately simulate ASIC behavior (forwarding engines, schedulers, memory subsystems, control plane interfaces)
  • Translate architectural specifications and microarchitecture documents into high-fidelity C++ models, ranging from functionally accurate to performance-accurate depending on the subsystem
  • Develop and maintain the register model, memory map, and configuration interfaces
  • Implement packet processing pipelines for multiple forwarding modes
  • Optimize model performance for large-scale simulations
  • Collaborate with RTL engineers to ensure model-to-silicon correlation
  • Work with the architecture team to validate algorithm and architectural choices through simulation
  • Support multiple ASIC versions with maintainable, configurable model architecture

Requirements

  • 7+ years of experience in C/C++ architecture model development, cycle-aware simulation, or ASIC verification
  • Experience with packet processing pipelines and dataplane simulation
  • Familiarity with hardware description languages (Verilog/SystemVerilog) and reading RTL
  • Experience with gRPC, Protocol Buffers, or similar IPC mechanisms
  • Experience with C++ unit testing frameworks (e.g., Google Test)
  • Familiarity with Python for test automation, tooling, and scripting

Nice to have

  • Experience with AI/ML networking (scale-up fabrics, RDMA, collective operations)
  • Experience using ns-3 and/or HTSim to model high performance network architectures.
  • Familiarity with SAI (Switch Abstraction Interface) or SONiC
  • Experience with FPGA prototyping or emulation platforms
  • Background in memory subsystem modeling (DDR, HBM, caches)
  • Experience with configuration-driven simulation frameworks (YAML, JSON, protobuf-based config)
  • Where you fall within that range depends on your experience, skills, and impact-we benchmark against internal levels to keep things fair and consistent.

Skills

  • Strong debugging skills across software and hardware domains

Compensation

  • $159k-$178k

Company info

  • Why join Upscale, Inc.
  • Upscale, Inc., is building the high-performance infrastructure powering the next generation of artificial intelligence.
  • Backed by over $500M in funding and rapid global adoption, we are scaling systems designed for the world's most demanding AI workloads.
  • We focus on first-principles engineering across silicon, systems, and networking-where performance, scale, and execution are critical.
  • Our team is talent-dense and high-performing.
  • We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact.
  • If you're looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI-Upscale is where you can produce meaningful work at the frontier-and operate at a high standard.
  • Position Overview
  • You'll be responsible for developing, testing and maintaining the platform across multiple ASIC generations, ensuring it accurately represents hardware behavior and scales to support our customers' demanding AI infrastructure workloads.

Equal opportunity

  • Upscale, Inc., is building a team that reflects a wide range of perspectives, backgrounds, and experiences. We're proud to be an Equal Opportunity Employer and consider all qualified applicants regardless of race, color, religion, national origin, sex, sexual orientation, gender identity, disability, or veteran status.
  • Accessibility & Accommodations
  • We're committed to making our hiring process accessible to everyone. If you need accommodations at any stage, just reach out to us at hiring@upscaleai.com -we're happy to help. Note: This inbox is only for accommodation requests.
  • Upscale, Inc., is building a team that reflects a wide range of perspectives, backgrounds, and experiences.
Apply directly at Upscale AI →Create a free account for alerts like thisView Upscale AI immigration profile

This listing is sourced directly from Upscale AI's careers page and normalized into a canonical job model.