Ciena
Analog and Mixed-Signal Modelling Architect (Masters or PhD New Grad)
Ottawa · Junior · Internship
Stay score
odds of building a lasting career here
Thin sponsorship signal and lottery-bound (~30% per draw). A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Green-card filing pattern in this occupation
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- We're a technology company shaping the future of networking, guided by innovation, integrity, and collaboration.
- This position emphasizes behavioral modeling using C++ and SystemC, tightly integrated with Python and MATLAB-based system simulations, firmware bring-up flows, and lab validation.
- You will operate at the intersection of analog-/digital-hardware, DSP, firmware, and electro-optical subsystems - contributing architectural decisions from early concept through silicon bring-up and product deployment.
Responsibilities
- Develop behavioral models of analog and mixed-signal blocks using C++ and SystemC, emphasizing firmware register-map interfaces, control, observability, and execution speed.
- Build and maintain C++ and Python/MATLAB-based verification flows, including C++ MEX wrappers for system simulation environments.
- Collaborate with analog, digital, DSP, firmware, and lab teams to align models, specifications, and validation plans.
- Support ASIC lab bring‑up and characterization, correlating silicon and lab data with behavioral models and system simulations.
- Plan design activities and create design guidelines, implementation documentation, and setup guides in Confluence.
Requirements
- Experience writing C++ and/or SystemC behavioral models for hardware-adjacent systems.
- Demonstrated ability to operate at the system-architecture level while remaining grounded in real analog behavior and physical impairments.
- Knowledge of analog impairments, including noise, distortion, non-linearity, bandwidth limitations, jitter, and phase noise, and their impact on modem-level performance.
- Clear technical communication skills and the ability to work effectively across disciplines.
Skills
- C++, SystemC-AMS, Python, MATLAB, Simulink, Cadence Virtuoso, Cadence AMS Designer, Xcelium AMS
- The annual salary range for a Masters New Grad is $70,700 - $112,900
- The annual salary range for PhD New Grads is $89,000 - $142,200
- Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission.
- Ciena values the diversity of its workforce and respects its employees as individuals.
- Ciena is an Equal Opportunity Employer, including disability and protected veteran status.
Compensation
- The annual salary range for a Masters New Grad is $70,700 - $112,900
Company info
- We are seeking a Analog & Mixed-Signal Modelling Architect - New Grad to join our DSP team.
This listing is sourced directly from Ciena's careers page and normalized into a canonical job model.