Microchip Technology
Senior Technical Staff Engineer - Validation (System Design)
San Jose, CA, United States · Staff+
Sponsorship not specifiedDetected 8 days ago
PythonC++Object-Oriented ProgrammingComplianceThermal AnalysisPCB DesignFPGAVHDLVerilogEmbedded SystemsRF EngineeringFDA RegulatoryLeadershipCommunication
Stay score
odds of building a lasting career here
42Risky
Cap-exempt (no lottery)0
Sponsors this role100
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70
Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Green-card filing pattern in this occupation
Context, not a finding about this posting: of this employer's 10 green-card filings in this occupation, 100% were for a worker who already held the job.
Green-card intent detected
Microchip Technology Inc. obtained a prevailing wage determination for Marketing Managers in Chandler, ARIZONA on 2026-06-09. No matching green-card filing appears in our data yet. The determination expires in 1 day (2026-09-06), and a green-card filing must follow before then or the employer starts over.+1 more active determination on file
Green-card follow-through: 33%
Of 18 labor certifications old enough to have been used, 12 expired without the employer filing the next step. Median time from filing to decision: 500 days.100% of their filings were for a worker who already held the job.Only certifications past the 180-day window are counted — recent ones cannot have expired yet.
Files H-1B transfers
13 transfer filings in the last year, covering 13 workers. Median labor-condition decision: 7 days. An employer that already files transfers is one that can take over an existing H-1B.
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- Want to join a 20,000-member team that works on the technology that powers the world around us?
- Looking for an atmosphere of trust, empowerment, respect, diversity, and communication?
- They are challenged and driven by an incredible array of products and solutions with unlimited career potential.
Responsibilities
- Be an expert with use of FPGAs to create systems level designs to bring up and debug such systems in the lab, including having deep experience in validating systems level UCs for partial reconfiguration
- Architecture definition and FPGA design creation utilizing all hardware features and IP cores targeted to existing and future Microchip products.
- System and FPGA design must exercise all the use models targeted for each product mimicking end applications in a customer setting.
- Develop high level system and product level validation plans for new and existing silicon products and project, execute per plan. Review dependencies, estimate effort and identify and communicate risk.
- Write high quality code in Verilog, VHDL and C code. Maintain existing code. Support regression and re-use.
- Learn new system designs and validation methodologies. Understand FPGA architectures.
- Collaborate with cross-functional managers/teams to identify and resolve inter-dependencies.
- Use AI based tools to automate workflows and help improve the FPGA design and validation processes
Requirements
- BSEE / BSCS or equivalent with 15+ years of experience
- Knowledge of FPGA architectures is a must
- Experience using Simulation (ModelSim) and Synthesis (Synplicity) tools
- Familiarity with the bring up and on-board debug of 32Gbps SERDES
- Hands-on systems level design and debug experience with following high-speed serial communications protocols (must: PHY, PCS and Data link layer of the OSI protocol stack
- Experience with the Lab Equipment
- C, C++ or object-oriented programming skills is required
- Knowledge and experience in embedded firmware development
- Knowledge and experience in JTAG, SVF and 1532 standards and STAPL programming is desirable
- Experience with Python/PERL/TCL scripting
Nice to have
- Familiarity with any high speed SERDES controllers that make use of 32Gbps PCS, PMA:
- Ethernet 1, 2.5, 5, 10, 25, 40, 50, 100, 200, 400 Gbps, including familiarity with (U)S(X)GMII
- Interlaken (4.25 to 412.5 Gbps)
- OTN OTUx (2.66 to 131 Gbps), or SONET/SDH OC3/12/48/192
- (E,X,XGS,NG)-PON or 100G-EPON
- Video interfaces SDI-SD/HD/3GHD and SDI (5.94, 11.88Gbps), Displayport (6.48 to 25.92Gbps), HDMI (3.96 to 42.66 Gbps)
- JESD204C (6.375 to 32 Gbps)
- CPRI Rate 1 to 10+
Compensation
- We offer a total compensation package that ranks among the best in the industry.
- It consists of competitive base pay, restricted stock units, and quarterly bonus payments.
- The annual base salary range for this position, which could be performed in the US, is $70,304 - $143,000.*
Benefits
- Wellness & Medical Benefits effective on your First Day of Employment
- Gold Standard in Medical, Prescription Drug, Dental & Vision Benefits
- Quarterly Employee Cash Bonus Plan
- Restricted Stock Grant
- Employee Stock Purchase Plan
- Tuition Reimbursement
- 401K Retirement Savings Plan
- Life Insurance
Company info
- Are you looking for a unique opportunity to be a part of something great?
- We offer all that and more at Microchip Technology, Inc.
Equal opportunity
- Microchip Technology Inc is an equal opportunity/affirmative action employer.
Visa & Work Authorization
- Candidates are required to provide proof of either US citizenship, Permanent US residency or classification as a protected individual as defined in 8 USC 1324b (a) (3)
Apply directly at Microchip Technology →Create a free account for alerts like thisView Microchip Technology immigration profile
This listing is sourced directly from Microchip Technology's careers page and normalized into a canonical job model.