Neuralink
Digital IC Design Engineer Intern
South San Francisco, California, United States · Intern · Internship
Stay score
odds of building a lasting career here
Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- Low-power general-purpose hardware accelerators
- Complex system modeling for energy and performance benchmarks
- Balancing energy efficiency and performance under manufacturing process variation
Responsibilities
- The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems.
- You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team.
- Micro-architecture design and RTL implementation of:
- Design and implementation of hardware/software interface with firmware engineers
Requirements
- 2+ years of experience in digital design
- Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools
- Experience in designing digital signal processing pipelines, from algorithm to RTL
Nice to have
- Experience in architecture optimization with process technology customization
- Experience in the verification of complex digital systems, using industry standard tools
- Experience testing and debugging digital system-on-a-chips
- Functional modeling experience and logic verification with SystemVerilog, SystemC/C++, or UVM
- Experience automating tool flows
- Experience with embedded design
- Experience designing PCBs or writing firmware.
- Expected Compensation:
Compensation
- The anticipated hourly rate for this position is listed below.
- California Hourly Flat Rate:
Benefits
- Full-time employees are eligible for the following benefits listed below.
- Excellent medical, dental, and vision insurance through a PPO plan
- Commuter benefits
- Equity (RSUs) *Temporary Employees & Interns excluded
- Parental leave *Temporary Employees & Interns excluded
- Flexible time off *Temporary Employees & Interns excluded
Company info
- We are creating devices that enable a bi-directional interface with the brain.
- These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.
- We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology.
This listing is sourced directly from Neuralink's careers page and normalized into a canonical job model.