Micron
HBM SoC RTL Design Engineer
Folsom, CA · Full-time
Sponsorship not specified$121k-$247kDetected 5 hours ago
PythonBashAgentic AICadenceVerilogElectrical EngineeringCommunication
> stay_score
odds of building a lasting career here
64Sponsors, lottery-bound
Cap-exempt (no lottery)0
Sponsors this role100
Entry-level history0
PERM / green-card track0
Lottery odds (Level IV)94
Fits your clock70
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →> community_outcomes
No reports yet — be the first to help the next applicant.
About the role
- Our vision is to transform how the world uses information to enrich life for all.
- Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
- You will also work to enable and integrate AI-driven tools and AI-enabled workflows into the team's methodologies.
Responsibilities
- Design and implement RTL for SoC‑level blocks and subsystems used in HBM logic die.
- Collaborate with SoC architects to translate architectural and micro‑architectural specifications into high‑quality RTL implementations.
- Contribute to design documentation, block specifications, and design reviews.
- Collaborate multi-functionally with Product Engineering, Test, Probe, Process Integration, and Manufacturing to ensure robust and manufacturable builds.
Requirements
- Bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field, with a minimum of 3 years of experience in a related field.
- Proficiency in SystemVerilog/Verilog and familiarity with SoC integration methodologies.
- Experience with the RTL‑to‑GDS flow, including synthesis, static timing analysis, and develop sign‑off considerations.
- Familiarity with EDA tools from Cadence, Synopsys, and/or Siemens.
- Programming or scripting experience (e.g., Python, TCL, Perl, or shell scripting).
Nice to have
- Experience with HBM, DRAM, or memory‑centric SoC designs.
- Familiarity with high‑speed interfaces, clocking strategies, reset architectures, and power management concepts.
- Exposure to DFT concepts (scan, MBIST, BIRA/BISR) and debug.
- Experience with hardware emulation or acceleration platforms. (e.g., Palladium, Veloce, Zebu)
- $121,000.00 - $247,000.00 a year
- The pay scale is subject to change depending on business needs.
- Micron is proud to be an equal opportunity workplace and is an affirmative action employer.
- To learn about your right to work click here.
Compensation
- The US base salary range that Micron Technology estimates it could pay for this full-time position is:
Benefits
- Additional compensation may include benefits, bonuses and equity.
- Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training.
Company info
- We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
Visa & Work Authorization
- ve consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protec
This listing is sourced directly from Micron's careers page and normalized into a canonical job model.