Nuvacore
CPU Physical Design (RTL Feasibility)
Austin, TX · Senior
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- As a CPU Physical Design (PD) Engineer, you will participate in the following:
Responsibilities
- Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads.
- As physical design engineers focused on design feasibility you will focus on providing power, performance, and area feedback to the RTL team to ensure the design achieves all metrics and targets.
- Lead RTL/micro-architecture feasibility studies, providing actionable feedback to design teams.
- Drive PPA outcomes for CPU units with a focus on timing closure and power optimization.
- Collaborate cross-functionally with CPU unit owners, custom circuit designers, CAD, RTL/micro-architecture, and performance modeling teams.
- Own the RTL intake process for the PD team, enforcing quality standards and ensuring design readiness before RTL handoff.
Requirements
- Hold a BS or MS degree with 12+ years of experience (for Lead roles) or 5+ years of experience (for Individual Contributor roles) in CPU physical design.
- Experience in CPU RTL feasibility, including RTL synthesis and floor planning.
- Deep expertise in timing analysis and timing ECO.
- Proficiency with Synopsys or Cadence EDA tools for PD in CPU design context.
- Track record of driving PPA optimization for CPU units through effective RTL feedback and cross-functional collaboration.
- Experience with some CPU units as block ownership taking from RTL to GDS (Tape-out).
- Proficiency in Python, Perl, and TCL for design automation and flow development.
- Experience in using Agentic AI tools for productivity and automation.
Compensation
- $140k-$250k
This listing is sourced directly from Nuvacore's careers page and normalized into a canonical job model.