Lattice Semiconductor
Dir, CAD Eng • R&D
San Jose, CA
Sponsorship not specifiedDetected 20 days ago
Machine LearningNegotiationCustomer SuccessCustomer SupportFPGAElectrical EngineeringLeadershipCommunicationCollaboration
About the role
- The Director of EDA Design Methodology & Infrastructure will lead the development, deployment, and optimization of design automation flows, tools, and infrastructure across the organization.
- This role ensures that engineering teams have cutting-edge, scalable, and efficient methodologies to deliver complex semiconductor designs on time and with high quality.
Responsibilities
- Methodology Development: Architect and implement design flows for RTL-to-GDSII, verification, physical design, timing closure, and sign-off.
- GenAI Strategy for the EDA Design and Methodology
- Cross-functional Collaboration: Partner with design, verification, CAD, and IT teams to align methodologies with project needs.
- negotiate with suppliers to optimize cost and performance.
- Innovation Leadership: Introduce automation, AI/ML-driven flows, and cloud-native solutions to accelerate design productivity.
- Team Leadership: Build and mentor a high-performing team of CAD/EDA engineers
- Process Standardization: Establish best practices, documentation, and training programs for design teams worldwide.
- Tool Evaluation: Evaluate, benchmark, and deploy EDA tools from major vendors; negotiate with suppliers to optimize cost and performance.
- Team Leadership: Build and mentor a high-performing team of CAD/EDA engineers; foster a culture of technical excellence and innovation.
Requirements
- Education: Master's in electrical engineering, Computer Engineering, or related field.
- Technical Expertise: Deep knowledge of RTL design, verification, synthesis, place & route, timing analysis, and sign-off flows.
- Infrastructure Knowledge: Strong background in compute infrastructure, cloud-based design environments, and license management.
- Leadership Skills: Proven ability to lead global teams, manage vendor relationships, and drive organizational change.
- Soft Skills: Excellent communication, negotiation, and strategic planning abilities.
- This role is pivotal in enabling the company to design next-generation chips efficiently and competitively. By leading EDA methodology and infrastructure, the director ensures that engineering teams can innovate faster, reduce time-to-market, and maintain design quality at scale.
- Consistent with Lattice Semiconductor values and applicable law, we provide the following information to promote pay transparency and equity. We have a market-based pay structure which varies by location. Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience.
- For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location. The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee.
- Base Pay Range
Skills
- Excellent communication, negotiation, and strategic planning abilities.
- Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience.
- Soft
- Pay & Benefits
Compensation
- In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity.
Benefits
- Define and drive the long-term vision for EDA methodologies, flows, and infrastructure to support advanced semiconductor design.
- In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more!
Company info
- For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com.
Apply directly at Lattice Semiconductor →Create a free account for alerts like thisView Lattice Semiconductor immigration profile
This listing is sourced directly from Lattice Semiconductor's careers page and normalized into a canonical job model.