Astera Labs Inc.

Astera Labs Inc.

Principal SerDes Bring-up Validation Engineer

San Jose, California, United States · Principal

Sponsorship not specifiedDetected 11 days ago
PythonC++CData AnalysisElectrical EngineeringSignal ProcessingTest AutomationProblem SolvingMentoring

Stay score

odds of building a lasting career here

42Risky
Cap-exempt (no lottery)0
Sponsors this role100
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70

Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Files H-1B transfers

28 transfer filings in the last year, covering 28 workers. Median labor-condition decision: 7 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • This is a high-impact role for a deep technical expert who thrives on hands-on problem solving and mentoring across disciplines.

Responsibilities

  • Design, develop, and execute bring-up plans. Own end ‑ to ‑ end post ‑ silicon bring up and characterization strategies, translating design/product requirements into measurable test objectives, pass/fail criteria, and schedules.
  • Drive design reviews and specification alignment. Participate in architecture and design ‑ spec reviews to ensure testability, trace requirements to verification plans, and influence design tradeoffs to meet performance and reliability targets.
  • Lead hands ‑ on test execution and bring ‑ up. Perform silicon block level bring ‑ up, functional and parametric testing, interop checks, and performance benchmarking
  • Debug and optimize system performance. Diagnose complex failures and performance bottlenecks across analog, digital, firmware, and protocol layers
  • propose and validate corrective actions to improve stability, yield, and power/performance tradeoffs.
  • coordinate with design, package, and firmware teams to implement fixes.
  • Collaborate with cross ‑ functional teams. Work closely with mixed ‑ signal design, firmware, system engineering, and manufacturing to deliver detailed results, root ‑ cause analyses, optimization recommendations, and formal validation/compliance reports.
  • Document findings and improve methodologies. Produce clear debug reports, formal characterization summaries, and recommendations for design/process/test improvements
  • Develop test software and platform integrations. Write robust Python test scripts and control interfaces to configure, monitor, and collect status from multiple DSP and hardware platforms, improving firmware stability and automating regression suites.
  • Build and maintain automation frameworks.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.

Nice to have

  • MS or PhD in Electrical Engineering or a related field to demonstrate advanced technical depth and specialization.
  • <li class="wnfdnte _1ibi0s33w

Benefits

  • Develop scalable test automation, data capture, and analysis pipelines to increase throughput, reproducibility, and coverage across mixed ‑ signal test benches.
  • Define key validation metrics, track coverage and defect trends, and present data ‑ driven conclusions to stakeholders to influence product direction and release decisions.

This listing is sourced directly from Astera Labs Inc.'s careers page and normalized into a canonical job model.