Astera Labs Inc.
Principal Engineering Program Manager (EPM)
San Jose, California, United States · Principal
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Green-card filing pattern in this occupation
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- This is a high-impact leadership role at a hyper-growth company defining the connectivity backbone of the AI era.
- Your ability to align stakeholders and keep fast-moving programs on track will be central to Astera's continued momentum.
Responsibilities
- Define, drive, and maintain end-to-end program schedules for AMS IP development, from specification through tape-out and validation
- Manage critical path, milestones, and dependencies across circuit design, layout, verification, and silicon bring-up
- Partner with AMS design, digital, systems, product, and operations teams to align priorities and resolve blockers
- Lead program reviews, drive decision-making, and communicate status, risks, and trade-offs to leadership and stakeholders
- Coordinate with external partners, foundries, and vendors on tape-out readiness and schedule commitments
- Drive continuous improvement of program management processes, tools, and best practices for AMS execution
Requirements
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field
- 8+ years of experience in program or project management within semiconductor, IC, or hardware development
- Proven track record managing complex silicon or AMS/IP programs through tape-out and silicon validation
- Strong understanding of the ASIC/IC development lifecycle, including design, verification, layout, and bring-up
- Proficiency with program management and collaboration tools (e.g., Microsoft Project, Microsoft 365)
Nice to have
- MS in Electrical Engineering, Computer Engineering, or a related field
- Direct experience with analog/mixed-signal or high-speed connectivity programs
- PMP certification or equivalent program management credential
- Familiarity with foundry engagement, tape-out flows, and vendor/IP coordination
Compensation
- Salary range is $160,000 to $200,000 depending on experience, level, and business need.
This listing is sourced directly from Astera Labs Inc.'s careers page and normalized into a canonical job model.