d-Matrix
Staff Analog Design Engineer
Santa Clara · Staff+
Sponsorship not specifiedDetected 519 days ago
MATLABLLMsCadenceElectrical EngineeringSignal ProcessingCommunicationCollaborationProblem Solving
Stay score
odds of building a lasting career here
40Risky
Cap-exempt (no lottery)0
Sponsors this role90
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70
Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- This is a high-impact role for someone who wants to shape the analog foundations of state-of-the-art AI hardware.
Responsibilities
- Design analog-mixed signal circuits using industry-standard tools such as Cadence and Synopsys
- Develop schematic-level circuit designs and conduct system-level performance analysis
- Build test benches to support simulation and verification, including Monte Carlo yield analysis across PVT corners
- Partner with backend engineers to integrate design and layout, and provide circuit models to support backend verification
- Support testboard design for silicon bring-up, bench debug, and characterization
- Build scripts to support silicon bring-up and test feature validation
- BS, MS, or PhD in Electrical Engineering with 5+ years of related professional experience in high-speed circuit design (e.g., phase interpolators, clocking, PLL design)
- Strong analytical and problem-solving skills, with the ability to manage multiple priorities in a fast-paced environment
Requirements
- Experience with schematic capture, SPICE simulation, and Monte Carlo simulation
- Experience with circuit layout, extraction, and back-annotated simulation
- Experience with channel modeling using MATLAB or similar tools
Nice to have
- Clocking & CDR - ownership of a low-jitter PLL, phase interpolator, or CDR loop through silicon at 25 Gbps+ per lane, including bang-bang/baud-rate/DSP-assisted CDR architectures
- Die-to-die interconnect experience (UCIe, BoW, or proprietary D2D PHY), familiarity with relevant specs (OIF CEI-112G/224G, IEEE 802.3, PCIe Gen6/7), or standards body participation
- We'd be excited about candidates with deep expertise in any one of the following areas:
Company info
- At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology.
- We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible.
- Our culture is one of respect and collaboration.
- We value humility and believe in direct communication.
- Our team is inclusive, and our differing perspectives allow for better solutions.
- We are seeking individuals passionate about tackling challenges and are driven by execution.
- Ready to come find your playground?
- Together, we can help shape the endless possibilities of AI.
Equal opportunity
- Employment Policy
- d-Matrix is proud to be an equal opportunity workplace and affirmative action employer.
- We're committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work.
- We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.
Apply directly at d-Matrix →Create a free account for alerts like thisView d-Matrix immigration profile
This listing is sourced directly from d-Matrix's careers page and normalized into a canonical job model.