Astera Labs Inc.
Physical Design Engineering, VP
San Jose, California, United States · Vp
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Green-card filing pattern in this occupation
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
- This role sits at the intersection of cutting-edge connectivity technology and semiconductor execution excellence.
Responsibilities
- Strategic Physical Design Leadership
- Lead end-to-end physical design execution for complex multi-die switching products with UCIe and UALink connectivity
- Drive chip-level floorplanning, power planning, placement, routing, and timing closure for advanced node designs
- Establish physical design methodologies and best practices for interposer-based chiplet architectures and die-to-die interfaces
- Own physical design quality metrics including timing, power, area, and manufacturability across multiple concurrent projects
- Team Building & Leadership
- Scale and develop a world-class physical design organization to support aggressive product roadmap
- Manage and mentor Directors, Managers, and senior engineers across the physical design team
- Partner with HR and recruiting to attract top physical design talent
- Partner with architecture and digital design teams to influence RTL for physical implementation success
Requirements
- Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
- 15+ years of experience in physical design and implementation of complex SoCs or ASICs
- Strong understanding of advanced packaging technologies including 2.5D and 3D integration
- Experience managing and scaling engineering teams of 20+ people
Nice to have
- Master's degree or PhD in Electrical Engineering or related field
- Experience with UCIe, PCIe Gen 6/7, or other high-speed SerDes physical implementation
- Background in AI/ML infrastructure, networking ASICs, or high-performance switching products
- Experience with advanced DFT integration and design for manufacturability (DFM)
- Strong leadership and communication skills with ability to influence across organizations
Compensation
- Salary range is $250,600 to $375,000 depending on experience, level, and business need.
This listing is sourced directly from Astera Labs Inc.'s careers page and normalized into a canonical job model.