Marvell Semiconductor Inc.
Front End CAD Principal Engineer
Santa Clara, California, USA · Principal · full-time
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Green-card filing pattern in this occupation
Green-card follow-through: 100%
Reported a layoff in this occupation
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow.
Responsibilities
- Develop and maintain leading-edge CAD flows addressing the needs of Marvell's various Business Units.
- Contribute to the deployment and support of highly modular and automated CAD flows.
- Come-up with innovative solutions to ever-increasing design challenges.
- Drive stakeholders' alignment across multiple BUs over key CAD architectural decisions.
Requirements
- Bachelor's degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience.
- OR Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.
- Solid understanding and executional experience with the following: Good level in scripting in Tcl and Python in the context of flow development.
- Proficiency in Verilog / System Verilog Design and Verification.
- Experience in git revision control.
- Knowledge in Equivalence Checking for both RTL to gates and gates to gates in LEC or in Formality is highly desirable Demonstrate good analysis and problem-solving skills.
- Solid understanding and executional experience with the following:
Nice to have
- These tools must not be used to record, assist with, or enhance responses in any way.
- Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
- This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR).
- As such, applicants must be eligible to access export-controlled information as defined under applicable law.
- Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State.
- Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment. #LI-TT1
- Our offerings are built around four key pillars:
Skills
- Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
- Experience in RTL linting tools, including clock domain crossing (CDC).
Compensation
- $10k-$15k
Visa & Work Authorization
- export control laws and regulations, including the Export Administration Regulations (EAR)
This listing is sourced directly from Marvell Semiconductor Inc.'s careers page and normalized into a canonical job model.