Nuvacore

Nuvacore

CPU Static Timing Analysis (STA)

Austin, TX · Senior

Sponsorship not specified$140k-$250kDetected 31 days ago
PythonAgentic AICommunicationCollaboration

Stay score

odds of building a lasting career here

59Sponsors, lottery-bound
Cap-exempt (no lottery)0
Sponsors this role80
Entry-level history0
PERM / green-card track0
Lottery odds (Level IV)94
Fits your clock70

Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Files H-1B transfers

8 transfer filings in the last year, covering 8 workers. Median labor-condition decision: 7 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • As a CPU Static Timing Analysis (STA) Engineer, you will participate in the following:
  • Responsible for verifying the quality of the timing/noise runs and checking analysis coverage.
  • Responsible for working with the CAD team and providing feedbacks on tool/flow issues or enhancement requests to improve productivity.

Responsibilities

  • Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads.
  • As physical design engineers as part on the CPU team, you will own CPU units for the full silicon development lifecycle.
  • Responsible for working with the design teams on understanding the violations and providing fixing suggestions/strategies as well as constraint refinements when needed.
  • Responsible for performing ECO generation per design needs.
  • Develop essential methodologies and infrastructure for Timing Analysis & Design closure.

Requirements

  • Hold a BS or MS degree with 12+ years of experience (for Lead roles) or 5+ years of experience (for Individual Contributor roles) in static timing analysis on high-speed designs.
  • Knowledge in industry-standard EDA tools and scripting languages.
  • Possess substantial years of experience in CPU unit-level timing and noise analysis
  • Experience in using Agentic AI tools for productivity and automation.

Compensation

  • $140k-$250k

This listing is sourced directly from Nuvacore's careers page and normalized into a canonical job model.