Etched

Etched

Silicon Validation Engineer, Software

San Jose · Mid

Sponsorship not specifiedDetected 50 days ago
PythonC++CCI/CDLinuxMachine LearningNLPFPGAVerilogEmbedded SystemsElectrical EngineeringResearchCollaborationProblem Solving

Stay score

odds of building a lasting career here

37Risky
Cap-exempt (no lottery)0
Sponsors this role80
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70

Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Files H-1B transfers

4 transfer filings in the last year, covering 4 workers. Median labor-condition decision: 8 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • Your work directly enables functional correctness, performance, and reliability of our cutting-edge products.

Responsibilities

  • Develop and own low-level validation firmware in C/C++ that runs across emulation and physical silicon, providing test content pre-silicon and reusing it to drive post-silicon bring-up.
  • Drive early bring-up of first silicon: boot, initialization, feature enablement, and debug of ASICs.
  • Perform deep-dive debug of silicon issues spanning firmware, RTL, electrical, protocol, and system levels
  • Build firmware infrastructure including hardware abstraction layers (HALs) and low-level device drivers for compute units, memory subsystems, and high-speed interfaces.
  • Develop and extend validation automation, result-capture, and regression frameworks (CI/CD) to run validation at scale.
  • Validate and characterize custom IP blocks and accelerator components on both pre- and post-silicon platforms.
  • Collaborate closely with design, verification, architecture, DFT, and driver teams to ensure a smooth transition from pre-silicon verification to post-silicon validation, and to feed silicon issues back into revisions and firmware/driver workarounds.
  • Relocation support for those moving to San Jose (Santana Row)

Requirements

  • RTOS experience (FreeRTOS, Zephyr, NuttX) or RISC-V firmware development.
  • Familiarity with platform/system firmware (UEFI, ACPI, BMC, BIOS).
  • Ability to read RTL (Verilog/SystemVerilog) and debug in simulation.
  • You may be a good fit if you have (Must-have qualifications)

Nice to have

  • root-cause and resolve failures.
  • execute functional, performance, and stress/corner-case testing.
  • Use debug consoles and lab tooling (JTAG, UART, logic/protocol analyzers) for silicon debug and characterization.
  • Proficiency in C/C++ for firmware and bare-metal development, plus Python for validation automation and scripting.
  • Understanding of SoC/computer architecture (CPU cores, memory subsystems, caches, interconnects).
  • Strong problem-solving, analytical, and cross-functional collaboration skills across hardware and software teams.
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field (Master's a plus).
  • 2+ years of experience developing firmware / embedded software for ASICs or SoCs

Benefits

  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Various wellness benefits covering fitness, mental health, and more
  • Author firmware-driven test plans and define coverage metrics across IP blocks and subsystems

Company info

  • We are the first inference-focused frontier AI system, betting early on transformer and transformer-like architectures and on increasing model sizes.
  • We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills.

This listing is sourced directly from Etched's careers page and normalized into a canonical job model.