SpaceX
Principal DFT Engineer (Silicon Engineering)
Austin, TX · Principal
Sponsorship not specifiedDetected 1 day ago
PythonVerilogElectrical EngineeringLeadership
> stay_score
odds of building a lasting career here
38Risky
Cap-exempt (no lottery)0
Sponsors this role82
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70
Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →> community_outcomes
No reports yet — be the first to help the next applicant.
About the role
- We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe.
Responsibilities
- Lead implementation and optimization of DFT architectures, including scan insertion, compression/decompression logic, memory BIST, and logic BIST, leveraging Siemens Tessent tools for RTL and gate netlist DFT implementation
- Own ATPG tools and methodologies, including generating patterns for stuck-at, transition, and path delay fault models, while focusing on pattern compression, diagnosis, and hierarchical test flows. Provide post-silicon testing and validation support
- Responsible for evaluating design readiness for scan insertion through RTL and physical design Scan Design Rule Check (DRC) tools
- Integration and verification of Design for Test (DFT) fabrics and IP within Subsystems
- Develop test scripts, automate processes, and analyze data using programming languages such as Perl, Python, Tcl, or C+
Requirements
- Bachelor's degree in electrical engineering, computer engineering or computer science
- 10+ years of experience working with ASICs
- 10+ years of experience in scan insertion and DFT setup, integration and validation
- Ability to work extended hours and weekends as needed to meet critical milestones
Skills
- Leadership experience driving SOC DFT execution from concept through tapeout and product deployment
- RTL experience to understand, trace and debug RTL connectivity issues as they pertain to DFT
- Ability to solve complex problems including clock domain crossings and power optimization
- Experience with UPF (Unified Power Format), formal verification, and DRC rule checking experience
- Familiar with advanced silicon process and technology nodes for high speed and low power consumption
- Experience working with ATE testers and test teams
- Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide.
- These chips are enabling connectivity in places it has previously not been available, affordable or reliable.
Company info
- SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not.
Visa & Work Authorization
- citizen or national, (ii) U
This listing is sourced directly from SpaceX's careers page and normalized into a canonical job model.