Altera
EDA Software Engineer
San Jose, California, United States · Senior
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →H-1B wage level
the lottery is wage-weighted — each level is one more entry
The bottom of this range ($149,100) is below the Level I prevailing wage of $152,797. An H-1B cannot be filed below the prevailing wage, so an offer at the floor of this band could not be sponsored as posted.
Based on the DOL prevailing wage for this occupation and worksite, a base salary of $187,075 would place this position at wage Level II. That figure is within the posted range, and I'd like to target it. This role classifies under "Software Developers" for prevailing-wage purposes.
DOL prevailing wage, 2026-27 wage year · Software Developers (15-1252) · San Jose-Sunnyvale-Santa Clara, CA. Wage level is derived by USCIS from the offered wage, occupation and worksite; the occupation shown is inferred from the job title.
Employer immigration record
from this employer's Department of Labor filings
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- Join us in our journey to becoming the #1 FPGA provider in the world as we redefine the next era of programmable innovations!
- If you're excited about solving complex engineering problems and working at the intersection of hardware and software, DBIT is the place for you.
Responsibilities
- U sing C++ and Python to s pecify, implement and maintain software data models to represent FPGA devices.
- Developing high-performance APIs to streamline the access to FPGA device databases to industry-leading algorithms for synthesis, place ment, rout ing, timing analysis, power analysis, among others.
- Developing tools to aid/enhance Altera's FPGA device bring-up process es.
Requirements
- Bachelor's Degree in Computer Science, computer engineering or related fields with 6+ years of experience
- Master's Degree in Computer Science, computer engineering or related fields with 4+ years of experience
- Ph.D. degree in Computer Science, computer engineering or related fields with 8+ year s of experience.
- Applicants must be eligible for any required U.S. export authorizations.
- What We Want to See
- Real passion for software engineering:
- Excellent programming skills in C/C++ and Python.
- Excellent written and verbal communication skills.
- Ways to Stand Out from the Crowd
- Advanced background on algorithms and data structures.
- Experience developing EDA tools.
- Exceptional problem-solving skills.
- Background on graph-based algorithms.
- Background on HDL design using Verilog, SystemVerilog, and/or VHDL.
Skills
- Altera is one of the world's leading providers of programmable solutions.
- Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc.
Compensation
- The pay range below is for Bay Area California only.
- Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc.
- We also offer incentive opportunities that reward employees based on individual and company performance.
Company info
- We also offer incentive opportunities that reward employees based on individual and company performance.
- We are looking for a seasoned software engineer to help us shape Altera's industry-leading FPGA design software.
This listing is sourced directly from Altera's careers page and normalized into a canonical job model.