Cornelis Networks, Inc.

Cornelis Networks, Inc.

PCIe ASIC Design Engineer

San Jose, California, United States · Senior · Full-time

Sponsorship not specifiedDetected 16 hours ago
PythonExpressMachine LearningComplianceElectrical EngineeringCommunicationMentoring

Stay score

odds of building a lasting career here

37Risky
Cap-exempt (no lottery)0
Sponsors this role80
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70

Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale.
  • As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles.
  • The ideal candidate will have deep expertise in PCI Express protocol (Gen4/Gen5/Gen6), integration into high performance ASICs, emulation and post silicon bring-up.

Responsibilities

  • Own end-to-end integration of PCIe IP into complex ASIC designs.
  • Collaborate with IP vendors, architecture, verification, physical design, and software teams to deliver robust PCIe subsystems.
  • Drive performance optimization efforts across the PCIe stack, from PHY tuning to DMA/transaction layer efficiency.
  • Lead silicon bring-up and validation of PCIe links in the lab
  • 10+ years of industry experience in ASIC/SoC design with a focus on PCIe controller integration.
  • Lead silicon bring-up and validation of PCIe links in the lab; work closely with board and firmware teams.

Requirements

  • Proven experience in silicon bring-up and debug of high-speed interfaces.
  • Hands-on experience with PCIe verification environments, performance tuning, and power-aware design.
  • Familiarity with PCIe compliance testing, simulation tools (e.g., VCS, Questa), and lab equipment (e.g., protocol analyzers, oscilloscopes).

Nice to have

  • Experience with PCIe Gen5/Gen6 and advanced retimer or switch solutions.
  • Exposure to CXL, CCIX, or other cache-coherent interconnects.
  • Background in data center or AI/ML accelerator architectures.
  • Experience with emulation and prototyping platforms (e.g., ZeBu, Palladium, HAPS) for PCIe subsystem validation.
  • Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.
  • We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Compensation

  • We offer a competitive compensation package that includes equity, cash, and incentives, along with health and retirement benefits.

Company info

  • Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world's most demanding computational challenges with our next-generation networking solutions.
Apply directly at Cornelis Networks, Inc. →Create a free account for alerts like thisView Cornelis Networks, Inc. immigration profile

This listing is sourced directly from Cornelis Networks, Inc.'s careers page and normalized into a canonical job model.