Astera Labs Inc.

Astera Labs Inc.

Principal Package Architect

San Jose, California, United States · Principal

Sponsorship not specifiedDetected 2 days ago
Mechanical DesignElectrical Engineering

Stay score

odds of building a lasting career here

42Risky
Cap-exempt (no lottery)0
Sponsors this role100
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70

Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Green-card filing pattern in this occupation

Context, not a finding about this posting: of this employer's 5 green-card filings in this occupation, 100% were for a worker who already held the job.

Files H-1B transfers

28 transfer filings in the last year, covering 28 workers. Median labor-condition decision: 7 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • This is a senior individual contributor role focused on setting technical direction and driving packaging technology development for NPO and CPO products.

Responsibilities

  • Lead R&D for advanced packaging of optical chips, including 2.1D, 2.5D, and 3D integration.
  • Define and optimize wafer-level, panel-level, or die-level packaging process flows.
  • Drive EIC-to-PIC integration and broader optical device integration efforts.
  • Partner with OSAT, tool vendors, and material suppliers to drive equipment, process, and materials development.
  • Develop and maintain packaging PDKs and design rules for NPO and CPO products.

Requirements

  • 8+ years of experience in semiconductor or advanced packaging engineering, with demonstrated technical leadership.
  • Experience with silicon photonics chip packaging and EIC/PIC integration.
  • Hands-on experience with advanced packaging materials, including underfill, molding compounds, dielectrics, adhesives, or optical-grade encapsulants.
  • Proven track record of equipment and process qualification with OSAT or tool suppliers.
  • Experience with PDK development and packaging design rule authoring.

Nice to have

  • Hands-on experience with CPO or NPO product development. <spa

Skills

  • Labs (NASDAQ:
  • ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
  • Discover more at www.asteralabs.com.
  • Principal Package Architect
  • San Jose, CA (On-site).
Apply directly at Astera Labs Inc. →Create a free account for alerts like thisView Astera Labs Inc. immigration profile

This listing is sourced directly from Astera Labs Inc.'s careers page and normalized into a canonical job model.