Etched
Power Integrity Engineer
San Jose · Senior
Stay score
odds of building a lasting career here
Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- We are looking for a Power Integrity (PI) Engineer to join our platform electrical engineering team.
Responsibilities
- Perform pre- and post-layout PDN analysis for high-current ASIC power rails: target impedance profiling, decoupling capacitor selection and placement optimization, and plane resonance analysis.
- Develop and validate VRM models
- Perform power-plane thermal co-simulation and work with mechanical teams on thermal-electrical tradeoffs for high-current delivery.
- Drive design rule checks for PI compliance
- Collaborate with power design, PCB layout, and ASIC/package teams to define power delivery architecture and review guidelines early in the product lifecycle.
- Support bring-up, debug rail-level issues (droop, ripple, transient excursions), and document root-cause findings with clear corrective actions.
- Develop and maintain simulation-to-hardware correlation databases to continuously improve PDN modeling accuracy.
- Develop and validate VRM models; analyze load transient response, AVP/load-line behavior, and multiphase converter performance against ASIC power specifications.
- Drive design rule checks for PI compliance; work with layout teams in Cadence Allegro / Sigrity PowerDC/PowerSI or Ansys SIwave.
- 5+ years of hands-on PI experience on high-current, high-performance designs (ASIC/CPU/GPU power delivery, server boards, or accelerator platforms).
Requirements
- Proficiency with industry PI EDA tools (Ansys SIwave, Cadence Sigrity PowerDC/PowerSI/OptimizePI, or equivalent).
- Strong understanding of target impedance methodology, decoupling network design, plane resonances, and anti-resonance mitigation.
- Experience with DC IR-drop analysis, current density limits, and via/plane current-carrying capacity.
- Experience with vertical power delivery, high-current lateral delivery tradeoffs, or 48V-to-point-of-load architectures.
- Experience scripting automated PI simulation flows using Python or MATLAB to reduce manual simulation turnaround time.
- You may be a good fit if you have (Must-have qualifications)
- Strong candidates may also have experience with (Nice-to-have qualifications)
Benefits
- Medical, dental, and vision packages with generous premium coverage
- $500 per month credit for waiving medical benefits
- Various wellness benefits covering fitness, mental health, and more
Company info
- Job Summary We are looking for a Power Integrity (PI) Engineer to join our platform electrical engineering team.
- We are the first inference-focused frontier AI system.
- We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills.
This listing is sourced directly from Etched's careers page and normalized into a canonical job model.