Graphcore
Director - Post-Silicon Validation (Functional)
Austin, Texas, United States · Director
Sponsorship not specifiedDetected 14 days ago
PythonC++LinuxMachine LearningStatisticsFPGAEmbedded SystemsSystems EngineeringCommunicationProblem Solving
About the role
- We have an exciting opportunity to be part of a collaborative, cross-functional development team validating cutting-edge, high-performance AI chips and platforms.
- You will play a key role in supporting new product introductions and validation.
- You will have the opportunity to provide technical guidance to other engineering team members.
Responsibilities
- Plan, design, develop and debug silicon validation tests in bare metal C/C++ on FPGA/Emulator prior to first silicon
- Develop automated test framework and regression test suites in Python to optimize validation efficiency
- Collaborate closely with engineers from many other disciplines on a variety of topics
- Work with Validation and Production Test engineering peers to implement best practices and continuous improvements to test methodologies
- This is an opportunity to play a central role in developing an advanced AI compute platform that pushes the boundaries of performance and efficiency.
- We welcome people of different backgrounds and experiences; we're committed to building an inclusive work environment that makes Graphcore a great home for everyone.
- Good knowledge of mixed-signal building blocks such as PLLs, high speed PHYs and IC control/communication protocols is highly desirable.
Requirements
- Strong experience in Bare metal / embedded C/C++
- Ability to work across teams and programming languages to find root causes of critical and complex issues
- Experience of the post-silicon validation process applied in digital ASIC environments
- Excellent communication skills and the ability to explain difficult concepts to resolve issues
- The company designs advanced semiconductors and data centre hardware that provide the specialised processing power needed to drive AI innovation, while delivering the efficiency required to support its broader adoption.
Nice to have
- 10+ years experience
- Driver level experience with one or more of the following is highly desirable:
- Memory technologies (LPDDR, DDR, HBM, …)
- Other peripherals such as I2C, I3C, SPI, …
- Experience of Arm CPUs, System IP and debug tools.
- Experience of AMBA protocols.
- Experience in Characterization, Failure Analysis, Test Development, Statistical analysis, in addition to functional validation
- We welcome people of different backgrounds and experiences
Compensation
- In addition to a competitive salary, Graphcore offers flexible working and a comprehensive benefits package designed to support your health, wellbeing and financial future.
Benefits
- In addition to a competitive salary, Graphcore offers flexible working and a comprehensive benefits package designed to support your health, wellbeing and financial future.
- We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.
Company info
- The Post-Silicon Bringup team sits within the Architecture and Validation team, we are responsible for bringup and validation of new silicon when it returns from manufacture, enabling and supporting the production SW and FW teams to bring up their software and supporting the Silicon Characterisation team.
- and Duties:
- Deploy silicon validation tests on first silicon and debugging them
- Analyse test results, identify and debug failures/defects
- Contribute to shared test and validation infrastructure
- Provide feedback to architects
- You will be part of a highly skilled and motivated team, working on technology that will have a significant impact across future AI systems.
Equal opportunity
- We offer an equal opportunity process and understand that there are visible and invisible differences in all of us.
Apply directly at Graphcore →Create a free account for alerts like thisView Graphcore immigration profile
This listing is sourced directly from Graphcore's careers page and normalized into a canonical job model.