Nuvacore
CPU Physical Design (RTL to GDS)
Austin, TX · Senior
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- Exhibit thoroughness and precision in ECO (Engineering Change Order) flows.
Responsibilities
- Nuvacore is building ground-up high performance, low power CPU for next generation compute workloads.
- As a member of CPU - specific custom circuit design team, you will enable the design to achieve the target PPA Specifications for the product.
- Responsible for driving end-to-end design closure from RTL to GDS/Tape-out, ensuring target PPAS (Power, Performance, Area & Schedule) commitments are met.
- Responsible for coordinating and aligning with CAD, RTL/µ-arch, and other partner teams to ensure seamless execution throughout the design cycle.
- Proven experience in PPA optimization across CPU units and design blocks.
- Deep understanding of end-to-end physical design closure, spanning all signoff domains
- Well-versed in timing constraints for both Functional and DFT (Design for Test) modes.
- Bring proven experience in PPA-focused design execution for CPUs, including hands-on tool optimization to achieve power, performance, and area targets.
- Hold a deep understanding of Physical Design (PD) signoff checks and methodologies, including FEV, VCLP, EM/IR, STA/EXT, and associated closure flows.
- Proficient in Python, Perl, or TCL to enhance design productivity and flow efficiency
Requirements
- Hold a BS or MS degree with 12+ years of experience (for Lead roles) or 5+ years of experience (for Individual Contributor roles) in CPU physical design.
- Possess substantial years of experience in CPU unit-level implementation
Skills
- Strong communication and collaboration skills
- Experience in using Agentic AI tools for productivity and automation.
Compensation
- $140k-$250k
This listing is sourced directly from Nuvacore's careers page and normalized into a canonical job model.