Alcon Research
Principal FPGA Engineer II
Goleta, California · Principal · Contract
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~45% per draw at Level III). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →H-1B wage level
the lottery is wage-weighted — each level is one more entry
$10,498 more — $141,398 — moves this role to Level III and 3 lottery entries. That figure is inside the range the employer already advertised.
Based on the DOL prevailing wage for this occupation and worksite, a base salary of $141,398 would place this position at wage Level III. That figure is within the posted range, and I'd like to target it. This role classifies under "Electrical Engineers" for prevailing-wage purposes.
DOL prevailing wage, 2026-27 wage year · Electrical Engineers (17-2071) · Santa Maria-Santa Barbara, CA. Wage level is derived by USCIS from the offered wage, occupation and worksite; the occupation shown is inferred from the job title.
Employer immigration record
from this employer's Department of Labor filings
Green-card follow-through: 44%
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- We innovate boldly, champion progress, and act with speed as the global leader in eye care.
- Here, you'll be recognized for your commitment and contributions and see your career like never before.
- We foster an inclusive culture and are looking for diverse, talented people to join Alcon.
Responsibilities
- Demonstrated expertise in FPGA design, including DDR memory interfacing, finite‑state‑machine-based architectures, and timing optimization through constraint files to achieve timing closure.
- Prior technical lead experience in an FPGA design team.
- Experience using version controls to maintain and manage code.
Requirements
- Bachelor's Degree or Equivalent years of directly related experience (or high school +13 yrs
- The ability to fluently read, write, understand and communicate in English
- 5 Years of Relevant Experience
- Strong programming experience with VHDL, Verilog, System Verilog; C/C++; Python
- Experience with HyperTerminal, TeraTerm, or equivalent.
Compensation
- 130,900.00 - 169,400.00
- Our compensation approach includes a combination of fixed and variable pay, with short‑term and long‑term incentive opportunities for eligible roles.
- The salary range posted represents the anticipated hiring range for this role.
- Actual compensation may vary based on factors such as experience, skills, location, and internal equity, and may fall outside the posted range.
Company info
- At Alcon, we are driven by the meaningful work we do to help people see brilliantly.
- Together, we go above and beyond to make an impact in the lives of our patients and customers.
Equal opportunity
- Equal Opportunity Employer and participates in E-Verify.
- Alcon is an Equal Opportunity Employer and participates in E-Verify.
- Alcon is also committed to working with and providing reasonable accommodation to individuals with disabilities.
Visa & Work Authorization
- Relocation and Visa Sponsorship: Yes
This listing is sourced directly from Alcon Research's careers page and normalized into a canonical job model.