Ambarella Corp.
DFT Engineer Intern
US Headquarters · Intern · Internship
Stay score
odds of building a lasting career here
Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- Automate DFT Flows (Scan, Compression & MBIST) used for complex multi-million gate SoC
- Verification of DFT Logic and analysis of fault coverage
Responsibilities
- Logic Design to support DFT features
Requirements
- Knowledge of DFT fundamentals
- Knowledge of Verilog and any scripting language
- Knowledge of AI assisted programming
This listing is sourced directly from Ambarella Corp.'s careers page and normalized into a canonical job model.