Ambarella Corp.

Ambarella Corp.

ASIC Design Engineer II

US Headquarters · Mid · Full-time

Sponsorship not specified$130k-$160kDetected 8 days ago
VerilogCommunicationProblem Solving

Stay score

odds of building a lasting career here

57Sponsors, lottery-bound
Cap-exempt (no lottery)0
Sponsors this role90
Entry-level history0
PERM / green-card track0
Lottery odds (Level III)83
Fits your clock70

Sponsors, but it's cap-subject — you still face the weighted lottery (~45% per draw at Level III). Good if you win; have a cap-exempt backup on your list.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Green-card filing pattern in this occupation

Context, not a finding about this posting: of this employer's 12 green-card filings in this occupation, 92% were for a worker who already held the job.

Files H-1B transfers

2 transfer filings in the last year, covering 2 workers. Median labor-condition decision: 8 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • Job Description

Responsibilities

  • Design and implement video compression, image processing, vector processing, neural network accelerators, processor cores, and memory subsystems using Verilog and SystemVerilog.
  • Perform logic design, implementation, and verification utilizing Verilog, SystemVerilog, and relevant programming and scripting languages.
  • Synthesize and optimize RTL for performance, area, and power efficiency.
  • Develop and enhance front-end design methodologies and tool flows.

Requirements

  • Master's degree in Electrical, Electronics, or Computer Engineering, with 0-5 years of relevant experience.
  • Proficiency in SystemVerilog, Verilog, and Perl.
  • Experience with scripting languages and the ability to write assembly language programs.
  • Master's degree in Electrical, Electronics, or Computer Engineering, with 0-5 years of relevant experience. Solid understanding of computer architecture, logic design, and VLSI design principles. Proficiency in SystemVerilog, Verilog, and Perl. Familiarity with design verification methodologies and functional coverage concepts. Experience with scripting languages and the ability to write assembly language programs. Strong communication skills and a collaborative, team-oriented mindset. Demonstrated problem-solving skills and analytical thinking. Knowledge of logic synthesis and timing closure is a plus.
  • Why Join Us?
  • Work on industry-leading products in an innovative and collaborative environment.
  • Make a direct impact on technologies used in autonomous vehicles, smart cameras, and more.
  • Competitive compensation, excellent benefits, and career development opportunities.
  • The base range is $130,000 -$160,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits. Be a part of something extraordinary.

Nice to have

  • Knowledge of logic synthesis and timing closure is a plus.

Compensation

  • Competitive compensation, excellent benefits, and career development opportunities.

Benefits

  • Analyze code and functional coverage metrics, and collaborate with the verification team to identify and address coverage gaps.

This listing is sourced directly from Ambarella Corp.'s careers page and normalized into a canonical job model.