Celerocommunicationsinc
Staff ASIC Design Engineer
San Jose, CA or Irvine, CA · Staff+
Sponsorship not specified$150k-$250kDetected 6 days ago
PythonVerilogElectrical EngineeringSignal ProcessingCommunicationProblem Solving
About the role
- Celero Communications, Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world's most advanced AI and data center infrastructure. Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers
- for next-generation optical modems. The ideal candidate will play a crucial role in designing and developing ASICs for cutting-edge technologies.
Responsibilities
- Design and implement digital circuits using HDL (Verilog/ System Verilog).
- Perform synthesis, timing analysis, Lint, formal equivalence, Clock Domain Crossing (CDC) analysis
- Optimize designs for performance, power, and area (PPA) requirements.
- Perform RTL simulation and verification to ensure design functionality.
- Participate in design reviews and provide technical guidance to team members.
- Collaborate with cross-functional teams on system integration and validation.
Requirements
- Ability to multitask and adapt to a fast-paced, dynamic environment.
- Knowledge of low-power design techniques.
- Preferred Skills
- Annual Base Salary Range: $150,000 to $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)
Nice to have
- Bachelor's or higher degree in Electrical Engineering, Computer Engineering, or a related field.
- 5+ years of experience in digital design and verification.
- Proficiency in HDLs such as Verilog, or System Verilog.
- Strong understanding of digital design principles and methodologies.
- Familiarity with ASIC design flow, and experience with ASIC design tools.
- Familiarity with verification methodologies (e.g., UVM, formal verification).
- Excellent problem-solving, strong communication and teamwork skills.
- Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques.
Compensation
- $150,000 to $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)
Apply directly at Celerocommunicationsinc →Create a free account for alerts like thisView Celerocommunicationsinc immigration profile
This listing is sourced directly from Celerocommunicationsinc's careers page and normalized into a canonical job model.