Cerebras Systems

Cerebras Systems

Senior Product, Test and Yield Enhancement Engineer - Taiwan

Sunnyvale, CA · Senior

Sponsorship not specifiedDetected 20 days ago
PythonC++GitData AnalysisComplianceElectrical EngineeringCollaborationProblem Solving

Stay score

odds of building a lasting career here

40Risky
Cap-exempt (no lottery)0
Sponsors this role90
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70

Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Green-card filing pattern in this occupation

Context, not a finding about this posting: of this employer's 3 green-card filings in this occupation, 100% were for a worker who already held the job.

Files H-1B transfers

22 transfer filings in the last year, covering 22 workers. Median labor-condition decision: 7 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • Your work will span AI processors, high-speed I/O and memory; including ATE test development, manufacturing-data analysis, wafer disposition, defect characterization, failure isolation and yield improvement.

Responsibilities

  • Develop and optimize production test programs for wafer-scale AI processors.
  • Drive high-volume manufacturing testing in partnership with foundries and outsourced semiconductor assembly and test providers (OSATs).
  • Implement and optimize design-for-test strategies, including scan, built-in self-test (BIST), automatic test-pattern generation (ATPG) and functional testing.
  • Develop failure-analysis and fault-isolation methods for defective cores, tiles and other functional blocks.
  • Build efficient wafer-level test flows for massively parallel compute, mesh and network-on-chip architectures, and die-to-die interconnects.
  • Partner closely with DFT, architecture, design, performance, software and manufacturing teams.
  • Optimize voltage-frequency operating limits, current, thermal behavior, power delivery and parallel die-testing capabilities.
  • Support wafer and lot disposition decisions throughout high-volume manufacturing.
  • In this role, you will drive the test strategy for future generations of the Cerebras Wafer Scale Engine in Taiwan.

Requirements

  • 10+ years of semiconductor product or test-engineering experience supporting highly integrated devices.
  • Strong experience in test development, silicon debug, test optimization and yield improvement.
  • Experience testing large parallel processors, GPUs, CPUs or networking ASICs incorporating SRAM, DDR/DRAM or HBM.
  • Experience working with Git-based development and release flows.
  • Cerebras is seeking a senior VLSI product and test engineer with 10+ years of experience in semiconductor testing, failure analysis and yield enhancement.
  • BS or MS in Electrical Engineering, Computer Engineering or a related field.
  • Expert-level, hands-on experience with the Advantest V93000 platform; Teradyne experience is a plus.
  • Experience specifying, designing, developing and debugging load boards and probe cards for advanced production-test and DFT requirements.
  • Strong cross-functional collaboration and problem-solving skills.

Nice to have

  • Programming experience with C, C++, Python or Perl for large-scale test-data analysis.
  • Experience with semiconductor test and failure-analysis tools or techniques such as Tessent, OBIRCH, IREM and LADA.
  • Experience testing high-speed SerDes at the ATE, package or system level.
  • Experience with analog blocks embedded within large digital ASICs.
  • Knowledge of wafer-scale packaging, TSVs, advanced interconnects, in-line diagnostics and defect-mitigation techniques.
  • This position is based in Taiwan and requires at least 50% travel within Taiwan.
  • Why Join Cerebras
  • With dozens of model releases and rapid growth, we've reached an inflection point in our business.

Skills

  • Cerebras works with the leading model labs, global enterprises, and cutting-edge AI-native startups.

Company info

  • Build a breakthrough AI platform beyond the constraints of the GPU.
  • Work on one of the fastest AI supercomputers in the world.
  • Enjoy job stability with startup vitality.
  • Our simple, non-corporate work culture that respects individual beliefs.

This listing is sourced directly from Cerebras Systems's careers page and normalized into a canonical job model.