Ciena
ASIC Synthesis and STA Engineer - New Grad
Ottawa · Junior
Stay score
odds of building a lasting career here
Thin sponsorship signal and lottery-bound (~30% per draw). A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Green-card filing pattern in this occupation
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- We're a technology company shaping the future of networking, guided by innovation, integrity, and collaboration.
- Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.
- We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.
Responsibilities
- At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard.
- Develop and maintain timing constraints to support synthesis and signoff for subsystem integration
- Perform logical equivalence verification between Register Transfer Level (RTL) and gate level netlists throughout pre and post layout stages
- Validate clock domain crossings for top level ASIC integration to ensure functional integrity
- Create and optimize scripts, tools, and documentation that improve synthesis and static timing workflows
- Implement engineering change orders (ECOs) to support iterative design refinement
- Familiarity with RTL design principles and hardware description languages
- Ability to work effectively within multi disciplinary engineering teams and manage deliverables to project schedules
Requirements
- Experience with additional front end or back end design activities such as floorplanning, Design for Testability (DFT), or place and route
Compensation
- The annual salary range for this position is $70,700 - $112,900
- Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business.
- Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.
- Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission.
- In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time.
Equal opportunity
- If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.
This listing is sourced directly from Ciena's careers page and normalized into a canonical job model.