Eliyan Corporation

Eliyan Corporation

DV - Digital Verification Engineer (Senior levels - Staff +)

Vancouver, BC OR Bay Area, CA · Staff+

Sponsorship not specifiedDetected 597 days ago
CI/CDNegotiationVerilogElectrical EngineeringFDA Regulatory

Stay score

odds of building a lasting career here

37Risky
Cap-exempt (no lottery)0
Sponsors this role80
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70

Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Files H-1B transfers

3 transfer filings in the last year, covering 3 workers. Median labor-condition decision: 10 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • Join the leading chiplet startup! As an Eliyan staff digital verification engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow's chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be developing state-of-the-art testbenches and unit/chip level test
  • cases for best-in-class PHYs and Controllers. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits.

Responsibilities

  • Develop and execute verification plans for connectivity IPs and Chiplets
  • Create and maintain SystemVerilog/UVM-based verification environments
  • Maintain a regression environment for enabling design CI/CD pipelines
  • Develop, maintain, and track various test plan items and progress towards RTL freeze
  • Perform in the capacity of a technical leader for junior verification engineers
  • Create, improve, maintain DPI based FW simulation environments
  • Create, improve, maintain GLS environments for functional and power simulations

Requirements

  • Masters or Ph.D in Electrical Engineering and related fields with 6+ years of experience
  • Hands on experience in verification of serial transmission protocols and products (preferably in retimer, gearbox, Ethernet PMA/PCS logic)
  • Strong expertise in UVM, test environment and assertion coding with SystemVerilog
  • Experience in verifying 3 rd party mixed signal IPs as well as integration of VIPs
  • Proficiency in 3 rd party tools for regression management and coverage analysis
  • 3+ experience working on Ethernet 802.3 standards' clauses related to 100G, 200G, 400G, 800G; Auto-Negotiation and Link Training
  • Strong bias for innovations across all aspects of digital verification including automation of mundane activities and methods for quality improvement
  • Proven track record of being part of a start-up like environment

Nice to have

  • Knowledge of DRAM Controllers/PHYs and HBM Memory a plus

Skills

  • Join the leading chiplet startup!

Benefits

  • Collaborate with design engineers to ensure design quality with continuous micro architecture, test-plan, and coverage reviews

This listing is sourced directly from Eliyan Corporation's careers page and normalized into a canonical job model.