Ambarella Corp.
Physical Design Engineer
US Headquarters · Senior · Full-time
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~45% per draw at Level III). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Green-card filing pattern in this occupation
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- floor-planning, auto place and route, static timing analysis, eco implementation, signal integrity analysis, EM/IR analysis, formal verification, and physical layout verification (LVS/DRC/DFM) at block and/or full chip level.
Responsibilities
- The Physical Design Engineer will be responsible for the following areas throughout all phase of SoC implementation process
Requirements
- 3- 5+ years' experience,
- Experience with Cadence Innovus/Genus/Conformal and Synopsys Primetime/StarRC would be an added advantage.
- Hands-on experience in STA including multi-mode multi-corner analysis and ability to analyze and fix critical timing issues.
Nice to have
- Proven track record of delivering tape-out quality GDSII with silicon success in sub 10 nm is a plus.
Compensation
- The base salary range is $140,000 - $156,000.
Company info
- The Physical Design Engineer will be an integral part of the physical design team with all aspects of physical design implementation and verification tasks for Ambarella's cutting edge low power AI SoC from Netlist to GDSII.
This listing is sourced directly from Ambarella Corp.'s careers page and normalized into a canonical job model.