Altera
Senior Technical Program Manager
San Jose, California, United States · Senior
Sponsorship not specified$167k-$242kDetected 15 days ago
Product ManagementFPGAEmbedded SystemsPLCElectrical EngineeringHardware DesignLeadershipCommunicationPublic Speaking
Stay score
odds of building a lasting career here
61Sponsors, lottery-bound
Cap-exempt (no lottery)0
Sponsors this role90
Entry-level history0
PERM / green-card track0
Lottery odds (Level IV)94
Fits your clock70
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Files H-1B transfers
13 transfer filings in the last year, covering 13 workers. Median labor-condition decision: 7 days. An employer that already files transfers is one that can take over an existing H-1B.
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- In this highly cross-functional role, you will orchestrate complex development efforts spanning silicon, IP, software, firmware, validation, and manufacturing readiness, ensuring alignment across geographically distributed teams in North America and Asia.
- The pay range below is for Bay Area California only.
Responsibilities
- Lead and manage large, complex technical programs supporting FPGA device development from definition through production rollout.
- Coordinate execution across multiple engineering disciplines including silicon design, IP, software, firmware, validation, and system enablement.
- Develop and maintain detailed program plans, schedules, milestones, and dependency tracking for multi-threaded development efforts.
- Drive alignment across global teams in North America and Asia, ensuring clear ownership, accountability, and communication.
- proactively develop and execute mitigation plans.
- Partner closely with engineering, product management, quality, and operations teams to ensure on-time, high-quality delivery.
- Implement and continuously improve best-in-class project and program management processes, tools, and reporting mechanisms.
- Facilitate executive-level communication by providing clear status updates, issue escalation, and data-driven decision support.
- Support silicon bring-up, validation, sampling, and production readiness milestones by ensuring cross-functional execution alignment.
- Identify program risks, critical path issues, and resource constraints; proactively develop and execute mitigation plans.
Requirements
- 8+ years of experience managing complex, cross-functional hardware and software development programs, including coordination across silicon, hardware, software, firmware, IP, design verification, and validation teams.
- We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.
- Applicants must be eligible for any required U.S. export authorizations.
- Bachelor's degree in Electrical Engineering, Software Engineering, Computer Engineering, or a related technical discipline, with 10+ years of experience in Technical Program Management, Program Management, or Engineering Program Leadership roles.
- Strong silicon or hardware design domain expertise with a solid understanding of HW/FW/SW interactions, enabling effective engagement across RTL, design verification (DV), system, and other engineering disciplines.
- Proven experience across pre- and post-silicon development phases, including validation, silicon bring-up, and debug, with a strong understanding of end-to-end hardware development, associated risks, and technical trade-offs.
- Demonstrated leadership across the full Product Lifecycle (PLC), with the ability to translate technical complexity into structured execution plans, manage dependencies and critical paths, align cross-functional stakeholders, and resolve integration challenges.
- 7+ years of experience leading programs across multiple organizations and geographically distributed international teams, with demonstrated ability to drive accountability, manage program risks and resource constraints, communicate effectively with senior stakeholders, and influence teams without direct authority.
Nice to have
- 5+ years of experience working directly on FPGA, ASIC, or silicon-based product development programs.
- Experience supporting silicon bring-up, validation, debug, or manufacturing readiness phases.
- Experience presenting program status, execution metrics, risks, and technical trade-offs to senior leadership and executive stakeholders.
- Shift 1 (United States of America)
- San Jose, California, United States
- Posting Statement:
Skills
- Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc.
Compensation
- The pay range below is for Bay Area California only.
- Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc.
- We also offer incentive opportunities that reward employees based on individual and company performance.
- $166,900 - $241,675 USD
Company info
- We also offer incentive opportunities that reward employees based on individual and company performance.
This listing is sourced directly from Altera's careers page and normalized into a canonical job model.