Astera Labs Inc.

Astera Labs Inc.

AE| Principal Product Application Engineer (Scorpio)

San Jose, California, United States · Principal

Sponsorship not specifiedDetected 4 days ago
PythonCommunicationWriting

Stay score

odds of building a lasting career here

42Risky
Cap-exempt (no lottery)0
Sponsors this role100
Entry-level history0
PERM / green-card track0
Lottery odds40
Fits your clock70

Thin sponsorship signal and lottery-bound. A low-probability bet with your clock running. Prioritize cap-exempt roles and proven entry-level sponsors first.

Lottery odds assume a STEM candidate.

Personalize to your clock →

Employer immigration record

from this employer's Department of Labor filings

Files H-1B transfers

28 transfer filings in the last year, covering 28 workers. Median labor-condition decision: 7 days. An employer that already files transfers is one that can take over an existing H-1B.

Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.

Community outcomes

No reports yet — be the first to help the next applicant.

About the role

  • We need experience supporting the development and designing-in of semiconductor products for PCIe/CXL.

Responsibilities

  • There are opportunities to support key ODMs directly, and also to dive deep in the lab to address the challenges associated with leading edge semiconductor products.
  • Triaging complex customer reported issues which require taking into account multiple layers of conditions; for instance, silicon, firmware, hardware board design, and system environment.
  • Development/support for PCIe or Ethernet Switch or Retimer products.

Requirements

  • Minimum of 10 years' experience designing in complex SoC/silicon products with a high speed (preferably PCIe) interface.
  • Required Experience
  • Silicon/System bring-up and debug experience in customer systems.
  • Firsthand experience with lab equipment such as protocol analyzers/exercisers, high-speed oscilloscopes, or BERTs.

Nice to have

  • Strong academic and technical background in electrical engineering.
  • At minimum, a Bachelor's in EE is required, Master's is preferred.
  • Strong working knowledge of PCIe LTSSM at a physical layer level, associated standards, and debug.
  • Most recent experience with PCIe 4.0 at a minimum, some experience with 5.0/CXL preferred.
  • Preferred experience

Skills

  • Labs (NASDAQ:
  • ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
  • Discover more at www.asteralabs.com.

Company info

  • Technical ownership of issue resolution: Driving and directing internal teams, and driving communication to customers through FAE and sales teams.

This listing is sourced directly from Astera Labs Inc.'s careers page and normalized into a canonical job model.