TPU SoC Design Engineer, Cloud
Sunnyvale, CA, USA
Sponsorship not specified$138k-$197kDetected 45 min ago
PythonGCPMachine LearningElectrical EngineeringResearchCommunication
> stay_score
odds of building a lasting career here
64Sponsors, lottery-bound
Cap-exempt (no lottery)0
Sponsors this role100
Entry-level history0
PERM / green-card track0
Lottery odds (Level IV)94
Fits your clock70
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →> community_outcomes
No reports yet — be the first to help the next applicant.
About the role
- About the job In this role, you'll work to shape the future of AI/ML hardware acceleration.
Responsibilities
- Define and document the microarchitecture for digital designs within the TPU.
- Develop high-quality, performant, and power-efficient Register Transfer Level (RTL) code, primarily in SystemVerilog.
- Partner with the Verification team to develop test plans, debug RTL, and ensure functional correctness.
- Work closely with the Physical Design team to meet timing, area, power, and manufacturability requirements.
- Contribute to the development and enhancement of design tools, flows, and methodologies.
Requirements
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- 2 years of experience architecting RTL solutions employing software based construction, instantiation, customization or generation of RTL.
- Experience with industry-standard EDA tools for simulation, synthesis, and power analysis.
Nice to have
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- Experience with scripting languages (i.e. Tcl, Python or Perl).
- Experience architecting RTL solutions employing software based construction, instantiation, customization and generation of RTL.
- Experience with SOC implementation standards and interfaces (i.e. AXI).
- Experience with CDC, RDC, RTL Linting and LEC.
- In this role, you'll work to shape the future of AI/ML hardware acceleration.
- This position offers the opportunity to address challenging technical problems at the forefront of AI hardware, working in a dynamic and collaborative environment.
- The AI and Infrastructure team is redefining what's possible.
Compensation
- US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits
Company info
- We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity.
- Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
This listing is sourced directly from Google's careers page and normalized into a canonical job model.