Astera Labs Inc.
Principal Product Applications Engineer
Vancouver, British Columbia, Canada · Principal
Stay score
odds of building a lasting career here
Sponsors, but it's cap-subject — you still face the weighted lottery (~61% per draw at Level IV). Good if you win; have a cap-exempt backup on your list.
Lottery odds assume a STEM candidate.
Personalize to your clock →Employer immigration record
from this employer's Department of Labor filings
Green-card filing pattern in this occupation
Files H-1B transfers
Sourced from Department of Labor LCA, PERM and prevailing-wage disclosure data. Employer matching is by name, so figures may be split across an employer's legal entities. Absence of a filing means none appears in our copy of the data, not that none exists.
Community outcomes
No reports yet — be the first to help the next applicant.
About the role
- Astera Labs is redefining the fabric of AI infrastructure with our Scorpio Smart Fabric Switches - purpose-built silicon that connects GPUs, CPUs, and accelerators at rack scale.
- This is a high-impact, customer-facing role at the center of one of the fastest-growing categories in semiconductors.
Responsibilities
- Lead technical engagements with hyperscalers, ODMs, and AI system partners from architecture discussions through design-in and evaluation
- Partner with hardware, firmware, and SI/PI teams to root-cause issues and deliver production-ready solutions
Requirements
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field
- 8+ years of experience in product applications, systems engineering, or post-silicon validation on high-speed connectivity or networking silicon
- Strong understanding of the physical layer and high-speed serial interfaces (PCIe, Ethernet, UALink, UCIe, or similar)
- Hands-on experience with lab bring-up, debug, and system-level integration - including scopes, BERTs, and protocol analyzers
- Excellent communication skills with the ability to translate deep technical detail into clear customer-facing narratives
Nice to have
- MS or PhD in Electrical Engineering, Computer Engineering, or a related field
- Direct experience with PCIe Gen 6 / Gen 7, UALink, or UCIe protocols and compliance testing
- Familiarity with AI/ML rack-scale architectures, GPU fabrics, and accelerator interconnects
- Scripting and automation experience (Python, shell) for validation and diagnostics
- Background contributing to standards bodies (PCI-SIG, UALink Consortium, UCIe) or authoring technical publications
Skills
- Customer Enablement
- Translate customer requirements into actionable feedback for product, silicon, and firmware teams
- Post-Silicon Validation & System Integration
- Influence post-silicon validation plans and execute system-level integration on next-generation switching platforms
- Debug complex multi-domain issues spanning protocol (UALink, UCIe, PCIe Gen 6/7), signal integrity, firmware, and software stacks
- Technical Leadership & Cross-Functional Influence
- Serve as the go-to Scorpio applications expert across sales, marketing, product, and engineering
- Mentor junior applications engineers and represent Astera Labs at industry forums, standards bodies, and customer executive reviews
- Author white papers, technical collateral, and training materials that scale the team's impact
Compensation
- Salary range is $165,000 to $210,000 CAN depending on experience, level, and business need.
This listing is sourced directly from Astera Labs Inc.'s careers page and normalized into a canonical job model.