Celerocommunicationsinc
Principal SerDes Design Engineer
Irvine, CA or San Jose, CA · Principal
Sponsorship not specified$150k-$250kDetected 6 days ago
MATLABNode.jsBudgetingVerilogElectrical EngineeringCommunication
About the role
- We are seeking an experienced SerDes Design Engineer to help deliver disruptive high-speed interconnect technology powering the next generation of AI infrastructure. In this role, you will lead the architecture and design of cutting-edge SerDes solutions for next-generation transceivers, driving innovations that enable higher bandwidth, lower power, and
- industry-leading performance for AI networking and optical connectivity.
Responsibilities
- Design high-performance analog/mixed-signal circuits in advanced node technologies
- Develop and overview the design of critical blocks including RX/TX equalization (CTLE, DFE), High-speed PLLs, Phase interpolators, DLLs, TDCs
- Implement digitally assisted analog circuits, background calibration, and adaptive loops to improve Power, Performance, Area (PPA)
- Lead lab validation, debugging and characterization of SerDes IPs within our state-of-the-art lab
- Correlate silicon measurements with simulated data, and lead performance optimization in the system environment
- Proven record of taking high-speed SerDes design to tape-out and volume production
- Experience in lab bring-up, characterization, and debugging designs that reach out production
- Prior experience in cross-functional interaction to deliver IP and ensuring seamless integration in SOCs
- In this role, you will lead the architecture and design of cutting-edge SerDes solutions for next-generation transceivers, driving innovations that enable higher bandwidth, lower power, and industry-leading performance for AI networking and optical connectivity.
Requirements
- Master's degree and/or PhD in Electrical Engineering or related fields with 10+ years of relevant experience in SerDes design
- Must have extensive experience with advanced node technologies (16nm/12nm, 7nm, 5nm, 3nm, 2nm processes)
Compensation
- $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)
Company info
- We are seeking an experienced SerDes Design Engineer to help deliver disruptive high-speed interconnect technology powering the next generation of AI infrastructure.
Apply directly at Celerocommunicationsinc →Create a free account for alerts like thisView Celerocommunicationsinc immigration profile
This listing is sourced directly from Celerocommunicationsinc's careers page and normalized into a canonical job model.